书目

Verification Methodology Manual for SystemVerilog

内容简介

Functionalverificationremainsoneofthesinglebiggestchallengesinthedevelopmentofcomplexsystem-on-chip(SoC)devices.Despitetheintroductionofsuccessivenewtechnologies,thegapbetweendesigncapabilityandverificationconfidencecontinu

其他版本

—  END  —